ELECTRICAL ENGINEERING DEPARTMENT

California Polytechnic State University

EE 307: DIGITAL ELECTRONICS AND INTEGRATED CIRCUITS

Winter Quarter 2021

Catalog Description

Analysis, design, application and interfacing of integrated logic circuits, including NMOS, CMOS, TTL, ECL, and other logic families. Prerequisites: CPE 129/169 and EE 306/346. Concurrent: EE 347, CPE 229 or CPE 233 (may be taken previously).

Instructor/Office/
Telephone

David Braun [dbraun@calpoly.edu]
http://www.ee.calpoly.edu/faculty/dbraun/

20-304

756-1464

Office Hours

Monday, Wednesday 11:10-Noon,
Monday, Friday 2:10-3:00

Textbook

PLEASE READ AHEAD OF LECTURE

Introduction to Digital Microelectronic Circuits by K. Gopalan, Irwin, 1996 or newer. Errata

Packet of Supplemental Material Available from Cal Poly Bookstore

References

Microelectronic Circuit Design, 4th Ed. by R. C. Jaeger & T. N. Blalock, McGraw Hill, 2010. Errata
Analysis and Design of Digital Integrated Circuits by D.A. Hodges and H.G. Jackson, 2nd edition, McGraw Hill, 1988.
Logical Effort by I. Sutherland, B. Sproull and D. Harris, Morgan Kaufman, 1999.
Digital Integrated Circuits, 2nd edition, by J.M. Rabaey, A. Chandrakasan, B. Nikolic, Prentice Hall, 1995. UC Berkeley IC Design
Digital Design Principles and Practices Ch. 3 by J. Wakerly, 2nd edition, Prentice Hall, 1994.
You may find more useful references on my courses page


Method of Instruction

Lecture with classroom instruction, problems and examples. READ the textbook. Weekly homework assignments are due before the BEGINNING of class on the days indicated.* After working problems INDIVIDUALLY, I encourage you to consult with colleagues to compare approaches and results. Solutions posted on web on due date. Check your final exam schedule now. Exams are closed book. If you must miss an exam, make arrangements with me at least 3 weeks in advance. You may use a note sheet during midterm and final exams.

Grading


Homework
Project
Quizzes
Two Midterms
Final Exam
Total
Option 1
10%

10%
43%
37% or more**
100%
  Option 2
10%
6%***
10%
40%
34% or more**
100%
A- to A
B- to B+
C- to C+
D- to D+
F
88%-100%
79%-88%
69%-79%
61%-69%
<61%

*Attempting to turn in homework late disrupts the class, so late homework earns negative credit.
**The instructor reserves the right to increase the weight of final exams scores below 60% or above 90%.
***If you pick option 2, email instructor before noon on January 17 and let me know your partner's name or ask me to find you a partner.
Duplicating or disseminating course materials including electronically requires the express written permission from the instructor or another copyright holder.
307_SYL W21

[ Braun's Home Page | EE307 | EE347 | E-mail | Schedule | Courses | Advising | Polymer Electronics | Sr. Projects ]