EE 307

TRANSLATION BUFFER DESIGN PROJECT

Braun

Selected Designs from Winter Quarter, 2002

For project specifications, see http://www.ee.calpoly.edu/~dbraun/courses/ee307/W02/Project.html


     
01_03

01_04

01_05

01_12

02_03

02_05


Several groups encountered artificial kinks in transient simulation results due to not specifying the maximum time step PSpice uses in the calculations. To specify a smaller step_ceiling, use the .TRAN statement:

.TRAN print_step final_time (results_delay) (step_ceiling)
The last two parameters are officially optional, but I recommend that you specify a step_ceiling no greater than the smaller of final_time/1000 or (rise or fall time)/10.

For example:

.TRAN 1ns 200ns 0ns 200ps


[ Braun's Home Page | EE307 | EE347 | E-mail | Schedule | Courses | Research | Polymer Electronics | Sr. Projects ]